Amhdal's Law
Speedup of Parallel Execution
Speedup of Parallel Execution
Data Dependences
Loop Level Parallelism
Sequential Consistency (SC)
Cache is the intermediate architecture that loads/stores things between CPU and main memory.
Variable Scope
Programming Models